

## QUADRATURE CLOCK CONVERTER

April 2006

### FEATURES:

- x1, x2 and x4 mode selection
- Up to 16MHz output clock frequency
- INDEX input and output
- UP/DOWN indicator output
- Programmable output clock pulse width
- On-chip filtering of inputs for optical or magnetic encoder applications.
- TTL and CMOS compatible I/Os
- +4.5V to +10V operation (VDD - VSS)
- LS7082N (DIP); LS7082N-S (SOIC) - See Figure 1

### DESCRIPTION:

The LS7082N is a CMOS quadrature clock converter. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B Inputs of the LS7082, are converted to strings of Up Clocks and Down Clocks. Pulses derived from the Index Track of an encoder, when applied to the INDX input, produce absolute position reference pulses which are synchronized to the Up Clocks and Down Clocks. These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder.

### INPUT/OUTPUT DESCRIPTION:

#### VDD (Pin 1)

Supply Voltage positive terminal.

#### INDX (Pin 2)

Encoder Index pulses are applied to this input.

#### RBIAS (Pin 3)

Input for external component connection. A resistor connected between this input and VSS adjusts the output clock pulse width (Tow). For proper operation, the output clock pulse width must be less than or equal to the A, B pulse separation (Tow - Tps).

#### VSS (Pin 4)

Supply Voltage negative terminal.

#### A (Pin 5)

Quadrature Clock Input A. This input has a filter circuit to validate input logic level and eliminate encoder dither.

#### $\overline{x2}$ (Pin 8)

A low level applied to this input selects x2 mode of operation. See Table 1 for Mode Selection Truth Table and Figure 2 for Input/Output timing relationship.

#### B (Pin 9)

Quadrature Clock Input B. This input has a filter circuit identical to input A.

PIN ASSIGNMENT - TOP VIEW




FIGURE 1

TABLE 1. MODE SELECTION TRUTH TABLE

$\overline{x2}$ Input	x4/ $\overline{x1}$ Input	MODE
0	Don't Care	x2
1	0	x1
1	1	x4

#### x4/ $\overline{x1}$ (Pin 10)

This input selects between x1 and x4 modes of operation. See Table 1 for Mode Selection Truth Table and Figure 2 for Input/Output timing relationship.

#### UP/ $\overline{DN}$ (Pin 11)

The count direction at any instant is indicated at this output. An UP count direction is indicated by a high, and a DOWN count direction is indicated by a low (See Figure 2).

#### $\overline{DNCK}$ (Pin 12)

This DOWN Clock output consists of low-going pulses generated when A input lags the B input (See Figure 2).

#### $\overline{UPCK}$ (Pin 13)

This UP Clock output consists of low-going pulses generated when A input leads the B input (See Figure 2).

#### $\overline{INDX}$ (Pin 14)

This output consists of low-going pulses generated by a positive clock transition at the A input when INDX input is high and B input is low and a negative clock transition at the B input when INDX input is high and A input is high. (See Figure 2).

**NOTE:** All unused input pins must be tied to VDD or VSS.

**ABSOLUTE MAXIMUM RATINGS:**

PARAMETER	SYMBOL	VALUE	UNITS
DC Supply Voltage	VDD - VSS	11.0	V
Voltage at any input	VIN	VSS - 0.3 to VDD + 0.3	V
Operating temperature	TA	0 to + 70	°C
Storage temperature	TSTG	-55 to + 150	°C

**DC ELECTRICAL CHARACTERISTICS:**

(All voltages referenced to VSS, TA = 0°C to 70°C.)

PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITION
Supply voltage	VDD	4.5	10.0	V	-
Supply current	IDD	-	6.0	μA	VDD = 10.0V, All input frequencies = 0Hz RBIAS = 2M
<b>x4/x1, x2, INDX</b> Logic Low <b>A, B</b> Logic Low	VIL	-	0.3VDD	V	-
	VIL	-	0.6	V	VDD = 4.5V
		-	1.0	V	VDD = 9V
		-	1.1	V	VDD = 10V
<b>x4/x1, x2, INDX</b> Logic High <b>A, B</b> Logic High	VIH	0.7VDD	-	V	-
	VIH	3.1	-	V	VDD = 4.5V
		5.0	-	V	VDD = 9V
		5.6	-	V	VDD = 10V
<b>ALL OUTPUTS:</b> Sink Current VOL = 0.4V	IOL	1.75	-	mA	VDD = 4.5V
		5.0	-	mA	VDD = 9V
		5.7	-	mA	VDD = 10V
Source Current VOH = VDD - 0.5V	IOH	1.0	-	mA	VDD = 4.5V
		2.5	-	mA	VDD = 9V
		3.0	-	mA	VDD = 10V

**TRANSIENT CHARACTERISTICS:**

(TA = 0°C to 70°C)

PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITION
<b>A, B</b> inputs: Validation Delay	Tvd	-	85	ns	VDD = 10V
		-	100	ns	VDD = 9V
		-	160	ns	VDD = 4.5V
<b>A, B</b> inputs: Pulse Width	TPW	TVD + TOW	Infinite	ns	-
<b>A to B</b> or <b>B to A</b> Phase Delay	TPS	TOW	Infinite	ns	-
<b>A, B</b> frequency	fA, B	-	$\frac{1}{2TPW}$	Hz	-
Input to Output Delay	Tds	-	120	ns	VDD = 10V
		-	150	ns	VDD = 9V
		-	235	ns	VDD = 4.5V Includes input validation delay
Output Clock Pulse Width	TOW	50	-	ns	See Fig. 4 & 5




FIGURE 2. LS7082N INPUT/OUTPUT TIMING DIAGRAM




FIGURE 3. LS7082N BLOCK DIAGRAM

NOTE : Vertical axis is output clock pulse width,  $T_{ow}$ , ns




Figure 4.  $T_{ow}$  vs  $R_{BIAS}$ ,  $k\Omega$

NOTE : Vertical axis is output clock pulse width,  $T_{ow}$ ,  $\mu s$




Figure 5.  $T_{ow}$  vs  $R_{BIAS}$ ,  $M\Omega$




FIGURE 6. A TYPICAL APPLICATION IN x4 MODE

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.